High Speed CT Image Reconstruction Using FPGA
نویسندگان
چکیده
منابع مشابه
FPGA Implementation of High Speed Infrared Image Enhancement
This paper deals with Field Programmable Gate Array (FPGA) based hardware Implementation of Infrared Image (IRI) enhancement of thermo graphic images. The image enhancement capabilities and properties of the transform are analyzed. The transform is capable to perform both a nonlinear and a shape preserving stretch of the image histogram. FPGA Implemented results compared with Matlab Experiments...
متن کاملHigh-Speed Image Feature Detection Using FPGA Implementation of Fast Algorithm
Many of contemporary computer and machine vision applications require finding of corresponding points across multiple images. To that goal, among many features, the most commonly used are corner points. Corners are formed by two or more edges, and mark the boundaries of objects or boundaries between distinctive object parts. This makes corners the feature points that used in a wide range of tas...
متن کاملHardware Implementation of Image Space Reconstruction Algorithm using FPGA
hyperspectral images. Proceedings of IEEE International, Geoscience and Remote Sensing Symposium. IGARSS 04, 5:3257 – 3260, Sept. 2004. [2] M. Estlick M. Leeser, J. Theiler and J. J. Szymanski. Design tradeoffs in a hardware implementation of the K-Means clustering algorithm. Proceedings of the IEEE. Sensor Array and Multichannel Signal Processing Workshop., pages 520 – 524, March 2000. [3] Sam...
متن کاملFPGA-Based High-Speed Authenticated Encryption System
The Advanced Encryption Standard (AES) running in the Galois/Counter Mode of Operation represents a de facto standard in the field of hardware-accelerated, block-cipher-based high-speed authenticated encryption (AE) systems. We propose hardware architectures supporting the Ethernet standard IEEE 802.3ba utilizing different cryptographic primitives suitable for AE applications. Our main design g...
متن کاملHigh Speed DWT Processor Implementation in FPGA
This paper presents a high speed and area efficient DWT processor VLSI based design for Image Compression applications. In this proposed design, pipelined partially serial architecture has been used to enhance the speed along with optimal utilization and resources available on the target FPGA. The architecture consists of two row processors, two column processors, and two memory modules. Each p...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2011
ISSN: 0975-8887
DOI: 10.5120/2574-3550